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The front-to-back interface between
microstrip and CPW (coplanar wave-
guide) typically requires complex fabri-
cation or has high radiation loss. The
microwave crossover typically requires a
complex fabrication step. The prior art
in microstrip-CPW transition requires a
physical vias connection between the
microstrip and CPW line on a separate
layer. The via-less version of this transi-
tion was designed empirically and does
not have a close form solution. The
prior art of the micro wave crossover re-
quires either additional substrate or
wire bond as an air bridge to isolate two
microwave lines at the crossing junc-
tion. The disadvantages are high radia-
tion loss, no analytical solution to the
problem, lengthy simulation time, and
complex fabrication procedures to gen-
erate air bridges or via. The disadvan-
tage of the prior crossover is a complex
fabrication procedure, which also af-
fects the device reliability and yield.
This microstrip-CPW transition is visu-
alized as two microstrip-slotline transi-
tions combined in a way that the radia-
tion from two slotlines cancels each
other out. The invention is designed
based on analytical methods; thus, it sig-
nificantly reduces the development
time. The crossover requires no extra
layer to cross two microwave signals and
has low radiation loss. The invention is
simple to fabricate and design. It pro-
duces low radiation loss and can be de-
signed with low insertion loss, with some
tradeoff with signal isolation.
The microstrip-CPW transition is used
as an interface to connect between the
device and the circuit outside the pack-
age. The via-less microwave crossover is
used to allow two signals to cross without
using an extra layer or fabrication pro-
cessing step to enable this function. This
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The use of electronic parts at cryo-
genic temperatures (<–100 ºC) for ex-
treme environments is not well con-
trolled or developed from a product
quality and reliability point of view.
This is in contrast to the very rigorous
and well-documented procedures to
qualify electronic parts for mission use
in the –55 to 125 ºC temperature
range. A similarly rigorous methodol-
ogy for screening and evaluating elec-
tronic parts needs to be developed so
that mission planners can expect the
same level of high reliability perform-
ance for parts operated at cryogenic
temperatures.
A formal methodology for screening
and qualifying electronic parts at cryo-
genic temperatures has been proposed.
The methodology focuses on the base
physics of failure of the devices at cryo-
genic temperatures. All electronic part
reliability is based on the “bathtub”
curve, high amounts of initial failures
(infant mortals), a long period of nor-
mal use (random failures), and then an
increasing number of failures (end of
life). Unique to this is the development
of custom screening procedures to elim-
inate early failures at cold temperatures.
The ability to screen out defects will
specifically impact reliability at cold
temperatures.
Cryogenic reliability is limited by elec-
tron trap creation in the oxide and defect
sites at conductor interfaces. Non-uni-
form conduction processes due to process
marginalities will be magnified at cryo-
genic temperatures. Carrier mobilities
change by orders of magnitude at cryo-
genic temperatures, significantly enhanc-
ing the effects of electric field. Marginal
contacts, impurities in oxides, and defects
in conductor/conductor interfaces can
all be magnified at low temperatures.
The novelty is the use of an ultra-low-
temperature, short-duration quenching
process for defect screening. The
quenching process is designed to iden-
tify those defects that will precisely
(and negatively) affect long-term, cryo-
genic part operation. This quenching
process occurs at a temperature that is
at least 25 ºC colder than the coldest ex-
pected operating temperature. This
quenching process is the opposite of
the standard “burn-in” procedure. Nor-
mal burn-in raises the temperature
(and voltage) to activate quickly any
possible manufacturing defects remain-
ing in the device that were not already
rejected at a functional test step. The
proposed “inverse burn-in” or quench-
ing process is custom-tailored to the
electronic device being used. The dop-
ing profiles, materials, minimum di-
mensions, interfaces, and thermal ex-
pansion coefficients are all taken into
account in determining the ramp rate,
dwell time, and temperature.
This work was done by Douglas J. Sheldon
of Caltech and John Cressler of Georgia Tech
University for NASA’s Jet Propulsion Labora-
tory. For more information, contact
iaoffice@jpl.nasa.gov. NPO-47933
Cryogenic Quenching Process for Electronic Part Screening
This process can be used in medical or industrial application of electronics 
at cryogenic temperatures.
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